To apply for this task please complete this mandatory coding challenge together with your application: T871
Applications without matching coding challenge completed will not be considered.
VHDL image pipeline logic to calculate gradients and generate focus peaking information for real-time visualization.
- Implement line buffer
- Implement pipelined (sobel) kernel
- Evaluate gradients for focus peaking
- FPGA Know-How
- Image Processing Know-How
- HDL (VHDL or Verilog)
Mentors: Alex, Bertl
To get in touch with any mentor check the Mentor Contact List.