To apply for this task please complete this mandatory coding challenge together with your application: T871
Applications without matching coding challenge completed will not be considered.
The AXIOM Beta has a huge number of FPGA related settings currently configured via AXI memory mappings.
This has a number of disadvantages like consuming huge amounts of resources both gate and routing wise and often creates unnecessary bottlenecks.
The basic idea is to use Dynamic Reconfiguration to change the settings during runtime directly where needed.
- Implement a Frame Reconfiguration Interface via ICAP
- Create suitable HDL Entities for setting and retrieving values
- Simulate/Test the implementation
- Dynamic Reconfiguration Know-How
- HDL (VHDL or Verilog)
To get in touch with any mentor check the [[ https://www.apertus.org/GSoC-2019-Mentor-Contact-List | Mentor Contact List]].
**Notes:** If you do not have access to the required hardware platforms/dev kits, we will provide them (or remote access) to you for the duration of the project.